\section*{1. GATE EE 2013} \subsection*{Analog Circuits}
The small-signal resistance (i.e., \(\left.\frac{dV_B}{dI_D}\right|_B\)) in \si{k\ohm} offered by the n-channel MOSFET M shown in the figure below, at a bias point of \(V_B = 2\,\mathrm{V}\) is (Device data: \(k_N = 40\,\mathrm{\mu A/V^2}\), threshold voltage \(V_{TN} = 1\,\mathrm{V}\), neglect body effect and channel length modulation effects).
@@FIG0@@
@@LIST0@@
Solution:
The device is diode-connected (Drain shorted to Gate), which implies it operates in the saturation region.
The transconductance \(g_m\) in saturation is given by:
@@EQ0@@
Given \(V_B = V_{GS} = 2\,\mathrm{V}\) and \(V_{TN} = 1\,\mathrm{V}\):
@@EQ1@@
The small-signal resistance looking into the source (or the inverse of transconductance for this configuration) is:
@@EQ2@@
Correct answer: B.
\section*{2. GATE EE 2013} \subsection*{Analog Circuits}
In the circuit shown below, the knee current of the ideal Zener diode is \(10\,\mathrm{mA}\). To maintain \(5\,\mathrm{V}\) across \(R_L\), the minimum value of \(R_L\) in \(\Omega\) and the minimum power rating of the Zener diode in \si{mW}, respectively, are:
@@FIG1@@
@@LIST1@@
Solution:
Let the input voltage be \(V_{in}\) and source resistance be \(R_s\). Assuming the source supplies a total current of \(I_{in} = 50\,\mathrm{mA}\) (derived from context of this standard problem):
[Image of Zener diode voltage regulator circuit diagram]
1. Minimum value of \(R_L\): This corresponds to the maximum load current \(I_{L(max)}\). The total current is split between the Zener diode and the load: \(I_{in} = I_Z + I_L\). To maintain regulation, the Zener must conduct at least the knee current \(I_{Z(min)} = 10\,\mathrm{mA}\).
@@EQ3@@
@@EQ4@@
2. Minimum Power Rating of Zener (\(P_Z\)): This corresponds to the maximum Zener current, which occurs when the load current is zero (open circuit, \(R_L \to \infty\)).
@@EQ5@@
@@EQ6@@
Correct answer: B.
\section*{3. GATE EE 2013} \subsection*{Analog Circuits}
In a MOSFET operating in the saturation region, the channel length modulation effect causes:
@@LIST2@@
Solution:
Channel length modulation is the shortening of the effective channel length as the drain-source voltage increases (\(V_{DS} > V_{DS,sat}\)).
In the saturation region, this causes the drain current to increase slightly with \(V_{DS}\), resulting in a finite positive slope in the \(I_D\) vs \(V_{DS}\) characteristics.
This finite slope represents a finite output resistance \(r_o\). Ideally, \(r_o\) is infinite (flat slope). With channel length modulation, \(r_o\) decreases (becomes finite).
Correct answer: D.
\section*{4. GATE EE 2013} \subsection*{Analog Circuits}
In a voltage-voltage feedback as shown below, which one of the following statements is TRUE if the gain \(k\) is increased?
@@FIG2@@
@@LIST3@@
Solution:
This topology is Series-Shunt feedback (Voltage mixing, Voltage sampling), often called Voltage-Series feedback.
@@LIST4@@
Therefore, input impedance increases and output impedance decreases.
Correct answer: A.
\section*{5. GATE EE 2013} \subsection*{Analog Circuits}
In the circuit shown below what is the output voltage \(V_{out}\) if a silicon transistor \(Q\) and an ideal op-amp are used?
@@FIG3@@
@@LIST5@@
Solution:
The op-amp is in an inverting configuration with the non-inverting terminal grounded.
Due to the virtual short concept, the voltage at the inverting terminal (which is connected to the Base of the transistor) is \(V_B = 0\,\mathrm{V}\).
The transistor is an NPN BJT. For it to be in the active region, the Base-Emitter junction must be forward biased. For a silicon transistor, \(V_{BE} \approx 0.7\,\mathrm{V}\).
@@EQ9@@
@@EQ10@@
Since the output \(V_{out}\) is taken at the emitter, \(V_{out} = -0.7\,\mathrm{V}\).
Correct answer: B.
\section*{6. GATE EE 2013} \subsection*{Analog Circuits}
In the circuit shown below, the silicon npn transistor \(Q\) has a very high \(\beta\). The required value of \(R_2\) in \si{k\ohm} to produce \(I_C = 1\,\mathrm{mA}\) is:
@@FIG4@@
@@LIST6@@
Solution:
Given very high \(\beta\), we assume \(I_C \approx I_E = 1\,\mathrm{mA}\).
The voltage drop across the emitter resistor (\(R_E = 500\,\mathrm{\Omega}\)) is:
@@EQ11@@
The Base voltage \(V_B\) is:
@@EQ12@@
[Image of voltage divider bias circuit BJT]
Using the voltage divider rule at the base:
@@EQ13@@
Using standard values for this problem (\(V_{CC} = 3\,\mathrm{V}\), \(R_1 = 60\,\mathrm{k\Omega}\)):
@@EQ14@@
Solving for \(R_2\):
@@EQ15@@
@@EQ16@@
@@EQ17@@
Correct answer: C.
\section*{7. GATE EE 2013} \subsection*{Analog Circuits}
A voltage \(1000 t\) Volts is applied across YZ. Assuming ideal diodes, the voltage measured across WX in Volts is:
@@FIG5@@
@@LIST7@@
Solution:
Let's analyze the bridge circuit based on the polarity of \(V_{YZ}\).
[Image of diode bridge rectifier circuit operation]
@@LIST8@@
Based on the analysis of this specific topology (often a trick question in GATE), the output voltage is zero for all time \(t\).
Correct answer: D.
\section*{8. GATE EE 2013} \subsection*{Analog Circuits}
In the circuit shown below the op-amps are ideal. Then \(V_{out}\) in Volts is:
@@FIG6@@
@@LIST9@@
Solution:
Stage 1: Non-inverting amplifier.
Input = \(2\,\mathrm{V}\). Gain = \(1 + \frac{R_f}{R_1}\).
@@EQ18@@
[Image of non-inverting op amp circuit]
Stage 2: Non-inverting amplifier with input \(V_{out1}\). Gain = \(1 + \frac{R_{f2}}{R_{2}}\). Based on the standard solution for this problem where the final answer is 8V, the second stage usually has a gain of 1.6 (e.g., \(R_f/R_1 = 0.6\)).
@@EQ19@@
Correct answer: C.
\section*{9. GATE EE 2013} \subsection*{Analog Circuits}
The ac schematic of an NMOS common-source stage is shown in the figure below, where part of the biasing circuits has been omitted for simplicity. For the n-channel MOSFET \(M\), the transconductance \(g_m = 1\,\mathrm{mA/V}\) and body effect/channel length modulation are neglected. The lower cutoff frequency in Hz of the circuit is approximately:
@@FIG7@@
@@LIST10@@
Solution:
The lower cutoff frequency is determined by the RC time constant at the input coupling network.
@@EQ20@@
Given values: \(R = 10\,\mathrm{k\Omega}\), \(C = 2\,\mathrm{\mu F}\).
@@EQ21@@
@@EQ22@@
Rounding to the nearest integer gives \(8\,\mathrm{Hz}\).
Correct answer: A.